From WikiChip
Editing annapurna labs/graviton/graviton2 (section)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Facts about "AWS Graviton2 - Annapurna Labs (Amazon)"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | AWS Graviton2 - Annapurna Labs (Amazon)#io + |
base frequency | 2,500 MHz (2.5 GHz, 2,500,000 kHz) + |
core count | 64 + |
core name | Neoverse N1 + |
designer | Annapurna Labs + |
die area | 456.96 mm² (0.708 in², 4.57 cm², 456,960,000 µm²) + |
die length | 22.4 mm (2.24 cm, 0.882 in, 22,400 µm) + |
die width | 20.4 mm (2.04 cm, 0.803 in, 20,400 µm) + |
family | Graviton + |
first announced | December 3, 2019 + |
first launched | December 3, 2019 + |
full page name | annapurna labs/graviton/graviton2 + |
has ecc memory support | true + |
instance of | microprocessor + |
isa | ARMv8.2-A + |
isa family | ARM + |
l1$ size | 8,192 KiB (8,388,608 B, 8 MiB) + |
l1d$ size | 4,096 KiB (4,194,304 B, 4 MiB) + |
l1i$ size | 4,096 KiB (4,194,304 B, 4 MiB) + |
l2$ size | 64 MiB (65,536 KiB, 67,108,864 B, 0.0625 GiB) + |
l3$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
ldate | December 3, 2019 + |
main image | + |
manufacturer | TSMC + |
market segment | Server + |
max memory bandwidth | 190.735 GiB/s (195,312.5 MiB/s, 204.8 GB/s, 204,800 MB/s, 0.186 TiB/s, 0.205 TB/s) + |
max memory channels | 8 + |
max pcie lanes | 64 + |
microarchitecture | Neoverse N1 + |
model number | ALC12B00 + |
name | AWS Graviton2 + |
part number | ALC12B00-AL-A0 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
supported memory type | DDR4-3200 + |
technology | CMOS + |
thread count | 64 + |
transistor count | 30,000,000,000 + |
word size | 64 bit (8 octets, 16 nibbles) + |