-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
File:coffee lake r soc block diagram.svg
Size of this PNG preview of this SVG file: 800 × 267 pixels. Other resolution: 320 × 107 pixels.
Original file (SVG file, nominally 3,735 × 1,248 pixels, file size: 40 KB)
Summary[edit]
My drawing of Coffee Lake R SOC in a block diagram.
Licensing[edit]
Permission is given by the author to use the artwork on WikiChip only and for WikiChip publication only. Any use by anyone except WikiChip constitutes copyright infringement. |
File history
Click on a date/time to view the file as it appeared at that time.
Date/Time | Thumbnail | Dimensions | User | Comment | |
---|---|---|---|---|---|
current | 00:51, 15 October 2018 | 3,735 × 1,248 (40 KB) | David (talk | contribs) | My drawing of {{intel|Coffee Lake|l=arch}} R SOC in a block diagram. |
- You cannot overwrite this file.
File usage
The following page links to this file:
Metadata
This file contains additional information, probably added from the digital camera or scanner used to create or digitize it.
If the file has been modified from its original state, some details may not fully reflect the modified file.
Width | 3735.0991 |
---|---|
Height | 1248.416 |